

Please type a plus sign (+) inside this box → ☐

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	TI-25588
First Named Inventor or Application Identifier	Richard T. Goldberg
Title	Method For Thermal Nitridation And/Or Oxidation Of Semiconductor Surface And Related Processing Equipment
Express Mail Label No.	EL008139955US

**APPLICATION ELEMENTS**

See MPEP Chapter 600 concerning utility patent application contents

**ADDRESS TO:**Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original, and a duplicate for fee processing)	6. <input type="checkbox"/> Microfiche Computer Program (Appendix)
2. <input checked="" type="checkbox"/> Specification (preferred arrangement set forth below) [Total Pages <b>13</b> ] - Descriptive title of the invention - Cross References to Related Applications - Statement Regarding Fed sponsored R&D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure	7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identical of above copies
3. <input checked="" type="checkbox"/> Drawing(s) (35 USC d113) [Total Sheets <b>2</b> ]	
4. Oath or Declaration [Total Pages <b>1</b> ] a. <input checked="" type="checkbox"/> Newly Executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 CFR §1.63(d)) (for continuation/divisional with Box 17 completed) [Note Box 5 below] i. <input type="checkbox"/> <b>DELETION OF INVENTOR(S)</b> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR §1.63(d)(2) and 1.33(b)	
5. <input type="checkbox"/> Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein	

**ACCOMPANYING APPLICATION PARTS**

8. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & Documents(s))
9. <input type="checkbox"/> 37 CFR §3.73(b) Statement (when there is an assignee) <input type="checkbox"/> Power of Attorney
10. <input type="checkbox"/> English Translation Document (if applicable)
11. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations
12. <input checked="" type="checkbox"/> Preliminary Amendment
13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. <input type="checkbox"/> Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application Status still proper and desired (PTO/SB/09-12)
15. <input type="checkbox"/> Certified Copy of Priority Document(s) if foreign priority is claimed
16. <input type="checkbox"/> Other

\* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:

<input type="checkbox"/> Continuation	<input type="checkbox"/> Divisional	<input type="checkbox"/> Continuation-in-part (CIP)	of prior application No: /
Prior application information: Examiner _____			Group / Art Unit: _____

**18. CORRESPONDENCE ADDRESS**

<input type="checkbox"/> Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here)	or <input checked="" type="checkbox"/> Correspondence address below
---	---

NAME	Mark A. Valetti		
ADDRESS	Texas Instruments Incorporated P.O. Box 655474, 3999		
CITY	Dallas	STATE	TX
COUNTRY	USA	TELEPHONE	972-917-4438
		ZIP CODE	75265
		FAX	972-917-4418

Name (Print/Type)	Mark A. Valetti	Registration No. (Attorney/Agent)	36,707
Signature	<i>Mark A. Valetti</i>	Date	5/26/98

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL**

Patent fees are subject to annual revision on October 1

These are the fees effective October 1, 1997

Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid See Forms PTO/SB/09-12**Complete If Known**

Application Number	TBD
Filing Date	May 26, 1998
First Named Inventor	Richard T. Goldberg
Examiner Name	TBD
Group / Art Unit	TBD
Attorney Docket No.	TI-25588

TOTAL AMOUNT OF PAYMENT (\$)**790.00****METHOD OF PAYMENT**

- 1.
- ☒
- The Commissioner is hereby authorized to charge to the following Deposit Account.

Deposit Account Number

20-0668

Deposit Account Name

Texas Instruments

- ☒
- Charge any additional fee required or credit any overpayment
- ☐
- Charge all indicated fees and any additional fee required or credit any overpayment

- 2.
- ☐
- Payment Enclosed:**

☐ Check
 ☐ Money Order
 ☐ Other
**FEE CALCULATION****1. BASIC FILING FEE**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
101	790	201	395	Utility filing fee	\$790
106	330	206	165	Design filing fee	\$
107	540	207	270	Plant filing fee	\$
108	790	208	395	Reissue filing fee	\$
114	150	214	75	Provisional filing fee	\$

SUBTOTAL (1) (\$)**790****2. EXTRA CLAIM FEES**

	Extra Claims	Fee from below	Fee Paid
Total Claims 12 -20** = 0 x 22 = 0	0	22	0
Independent Claims 2 -3** = 0 x 82 = 0	0	82	0
Multiple Dependent			0

\*\*or number previously paid, if greater. For Reissue, see below

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description
103	22	203	11	Claims in excess of 20
102	82	202	41	Independent Claims in excess of 3
104	270	204	135	Multiple dependent claims in excess of 3
109	82	209	41	**Reissue independent claims over original patent
110	22	210	11	**Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$)**0****FEE CALCULATION (continued)****3. ADDITIONAL FEES**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	400	216	200	Extension of time within second month	
117	950	217	475	Extension of time within third month	
118	1,510	218	755	Extension of time within fourth month	
128	2,060	228	1,030	Extension of time within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,320	241	660	Petition to revive - unintentional	
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per properly (time number of properties)	
146	790	246	395	Filing a submission after final rejection (37 CFR 1 129(a))	
149	790	249	395	For each additional invention to be examined (37 CFR 1 129(b))	

Other fee (specify) \_\_\_\_\_

Other fee (specify) \_\_\_\_\_

\*Reduced by Basic Filing Fee Paid

SUBTOTAL (3)

**SUBMITTED BY**

Typed or Printed Name

Mark A. Valetti

Signature

Mark A. Valetti

Date

5/26/98

Complete (if applicable)

Reg Number

36,707

Deposit Account User ID

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No.: TBD Art Unit: TBD  
Prior Filed: 5/30/97 Examiner: TBD  
Prior Serial No.: 60/048,212 Docket: TI-25588  
Inventor: Richard T. Goldberg  
For: Method For Thermal Nitridation and/or Oxidation of Semiconductor  
Surface and Related Processing Equipment

PRELIMINARY AMENDMENT

Assistant Commissioner For Patents  
Washington, D.C. 20231

"EXPRESS MAILING" Mailing Label No EL008139955US

Date of Deposit

5/30/98

Dear Sir:

Prior to examination, please amend this application as follows and charge any necessary fees to deposit account 20-0668 of Texas Instruments Incorporated:

IN THE SPECIFICATION

Please amend page 1, after the "Title of the Invention" by inserting the following:

--This is a Non Provisional application filed under 35 USC 119(e) and claims priority of prior provisional, Serial No. 60/048,212 of inventor Richard T. Goldberg, filed 5/30/97.--

Figure 1 consists of two main panels, (a) and (b), each showing gel electrophoresis results. Panel (a) displays three lanes labeled 'Control', 'Treated', and 'Untreated'. The 'Control' lane shows a single band at the top. The 'Treated' lane shows a single band at the bottom. The 'Untreated' lane shows a single band at the bottom. Panel (b) displays three lanes labeled 'Control', 'Treated', and 'Untreated'. The 'Control' lane shows a single band at the top. The 'Treated' lane shows a single band at the bottom. The 'Untreated' lane shows a single band at the bottom. The bands are labeled with numbers 1 through 10.

TEXAS INSTRUMENTS INCORPORATED  
P.O. Box 655474 M/S 3999  
Dallas, Texas 75265  
(972) 917-4438  
Fax: (972) 917-4418

**METHOD FOR THERMAL NITRIDATION AND/OR OXIDATION OF  
SEMICONDUCTOR SURFACE AND RELATED PROCESSING  
EQUIPMENT**

5

**CROSS-REFERENCE TO RELATED PATENT/PATENT APPLICATIONS**

10 The following commonly assigned patent/patent applications are hereby  
incorporated herein by reference:

<u>Patent No./Serial No.</u>	<u>Filing Date</u>	<u>TI Case No.</u>
60/035,375	12/5/1996	TI-22980P
60/019,429	6/7/1996	TI-23502P

**FIELD OF THE INVENTION**

15 The instant invention pertains to semiconductor device fabrication and  
processing and more specifically to the novel formation of a gate dielectric layer or  
capacitor dielectric.

**BACKGROUND OF THE INVENTION**

20 Presently, there is a great demand for shrinking semiconductor devices to  
provide an increased density of devices on the semiconductor chip that are faster and  
consume less power. The scaling of the devices in the lateral dimension requires  
vertical scaling as well so as to achieve adequate device performance. This vertical  
scaling requires the thickness of the gate dielectric to be reduced so as to provide the  
25 required device performance. However, thinning of the gate dielectric provides a  
smaller barrier to dopant diffusion from a polysilicon gate structure or metal diffusion  
from a metal gate structure and through the underlying dielectric and it may result in  
devices with diminished electrical performance and reliability.

In addition, with this decrease in the physical thickness of the gate dielectric, device reliability will be degraded due to the requirements for increased direct tunneling current through the gate dielectric. In order to increase the effects of direct tunneling, a gate dielectric with a dielectric constant greater than that of the standard gate dielectric, thermally grown silicon dioxide, can be used. This will facilitate an increased gate dielectric thickness for a given gate dielectric area.

One means of reducing these problems is to use silicon nitride as the gate dielectric layer. Silicon nitride has a higher dielectric constant than typical thermally grown  $\text{SiO}_2$  films and it provides greater resistance to impurity diffusion. However, the electrical properties of standard deposited silicon nitride films are far inferior to thermal oxides. Hence, to make the conventional silicon nitride film useful as a gate insulator, an oxide layer must be formed between the nitride layer and the substrate.

Recently, a technique was developed for depositing a silicon nitride film that has electrical properties similar to that of typical silicon oxide films. This new technique is referred to as Jet Vapor Deposition (JVD). See Xie-wen Wang, et al., *Highly reliable Silicon Nitride Thin Films Made by Jet Vapor Deposition*, JPN. J. APPL. PHYS., Vol. 34, 955-958 (1995). JVD relies on a supersonic jet of a light carrier gas, such as helium, to transport deposition vapor from the source to the substrate. While this technique yields a silicon nitride film that can be used as a gate dielectric, it suffers from the following problems: it is a relatively complex process which involves rastering the plasma jet across the wafer so as to deposit the film on the entire wafer (and this is difficult to reliably accomplish); this process can not be easily scaled up for broad-area film formation on large diameter wafers (e.g. 8-12 inch wafers); hydrogen is incorporated into the resultant film; and this process is a low throughput process because of the tremendously slow deposition rates. In addition, most CVD-type techniques yield a high density of surface electrical interface states, high leakage, and instabilities. All of these problems have adverse affects to device performance.

Another method of maintaining the benefit of the electrical properties of the oxide film while also getting the barrier properties of a nitride film is accomplished by incorporating nitrogen into a gate oxide layer. Typically, this is accomplished by a

reoxidized nitrided oxide process. This process involves using ammonia to include nitrogen within the gate oxide layer. Unfortunately, in order to get the ammonia to penetrate the gate oxide, temperatures in excess of 1000 C are required. In addition, once the high temperature reaction has begun, it is difficult to control the concentration of the nitrogen incorporated into the gate oxide. Excessive nitrogen near the interface between the semiconductor substrate and the gate oxide can adversely affect the threshold voltage and degrade the channel mobility of the device through Coloumbic effects of the fixed charge and interface-trap charge associated with the nitrogen on the carriers within the channel region.

Other experimental work has been done involving nitridation through exposure to a remote plasma. See S.V. Hattangady, et al., *Controlled Nitrogen Incorporation at the Gate Oxide Surface*, 66 Appl. Phys. Lett. 3495 (June 19, 1995). This process provided for nitrogen incorporation specifically at the gate-conductor interface using a high pressure (100 milliTorr) and low power (30 Watt) process with relatively low ion-density and ion flux. Low ion-density and ion-flux dictates a long duration (around 10-60 minute) so as to obtain desired concentration of incorporated nitrogen. This long exposure to the plasma increases the probability of charge-induced damage to the oxide.

## SUMMARY OF THE INVENTION

Basically, the instant invention is a novel method and related equipment for the thermal nitridation of a semiconductor surface (Si, GaAS, or Ge) at a sufficiently high temperature in the presence of reactive nitrogen. The nitride dielectric formed using the instant invention will preferably have a dielectric constant around twice that of silicon dioxide and will have low direct tunneling leakage and good silicon-insulator interface properties. In addition, by providing reactive oxygen or other gas(es) while heating at higher temperatures, the method and equipment of the instant invention can also thermally oxidize, or provide other chemical surface treatment to a semiconductor surface.

An embodiment of the instant invention is a method of forming a dielectric layer on a silicon-containing structure, the method comprising the steps of: providing a nitrogen-containing gas; heating the silicon-containing structure to an elevated temperature which is greater than 700C; and striking a plasma above the silicon-containing structure, wherein combination of the nitrogen-containing gas, the elevated temperature, and the plasma resulting in the thermal nitridation of a portion of the silicon-containing structure. Preferably, the elevated temperature is greater than 900C (more preferably the elevated temperature is greater than 1000C). The silicon-containing structure is, preferably, a silicon substrate or a bottom electrode of a storage capacitor of a memory device.

Another embodiment of the instant invention is a method of forming an electrical device which has a dielectric formed between a bottom structure and a top structure, the method comprising the steps of: providing the bottom structure; providing a nitrogen-containing gas over the bottom structure; heating the bottom structure at an ambient temperature which is at least 900C; providing a plasma over the bottom structure to cause thermal nitridation of the bottom structure so as to form the dielectric over the bottom structure; and providing the top structure over the dielectric. The bottom structure is, preferably, a silicon substrate and the top structure is a gate



structure or a bottom electrode of a storage capacitor of a memory device. Preferably, the ambient temperature is around 1000C.

86 6350 86 6350

## **BRIEF DESCRIPTION OF THE DRAWINGS**

FIGURE 1 is a cross-sectional view of a transistor which is fabricated with the thermal nitridation/oxidation method of the instant invention.

FIGURE 2 is a cross-sectional view of a capacitor structure which is fabricated with the thermal nitridation/oxidation method of the instant invention.

FIGURE 3a is a cross-sectional view of a remote plasma processing tool of one embodiment of the instant invention. FIGURE 3b is a cross-sectional view of a proximity plasma processing tool of another embodiment of the instant invention. The novel processing tools of these embodiments can be used to implement the method of the instant invention.

## **DETAILED DESCRIPTION OF THE DRAWINGS**

The following description is centered around three embodiments of the instant invention. While the description of both embodiments involve the novel formation of a gate dielectric, the instant methods are not limited to the formation of a gate dielectric layer. The instant embodiments can be utilized to form other layers required in the formation of semiconductor devices. For example, the instant invention can be utilized to form the dielectric material in a capacitor structure or it can be used to isolate conductive structures. While the following description describes the formation of a gate dielectric layer, one of ordinary skill in the art should be able to use the teachings of the following description and form other layers in a semiconductor device. Like reference numerals are utilized in the figures to illustrate like features or similar process steps.

Basically, the method of the instant invention involves forming a thermal nitridation or oxidation layer by placing a wafer in a plasma chamber has an internal ambient temperature of around 900-1000C (or higher) and subjecting the wafer to either a nitrogen-containing gas or an oxygen-containing gas and plasma. The thermal nitridation or oxidation layers of the instant invention will have sufficient electrical and

physical properties such that these layers can be used as capacitor dielectrics or gate dielectrics for high performance devices.

More specifically, the method of the instant invention involves providing an underlying semiconductive structure (like silicon substrate 110 or doped or undoped polysilicon bottom electrode 30 and 36) in which to form the nitridation or oxidation layer on. Next, the semiconductor wafer is placed in a plasma chamber and heated to at least 700C (preferably at least 900C, more preferably at least 950C and even more preferably 1000C or higher). This can be accomplished by heating the chuck which holds the wafer in place or by radiantly heating the wafer (preferably using heating lamps 302 within the processing chamber). A source of nitrogen and/or oxygen is supplied to the chamber. Preferably, the nitrogen source is either gaseous N<sub>2</sub> or any other nitrogen containing gas (preferably not ammonia) and the oxygen source is O<sub>2</sub>. Next, a plasma is supplied into the chamber. The combination of the high temperature, the plasma and the source of nitrogen or oxygen forms a film on the wafer that is comprised of nitrogen and/or oxygen that has electrical and barrier properties that are sufficient for high performance memory devices (such as DRAMs), logic devices, digital signal processors, microprocessors, power transistors, and CMOS devices.

The transistor of FIGURE 1 can be fabricated using the method of the instant invention. Thermal nitridation/oxidation layer 112 can be formed using the method of the instant invention. Preferably, gate dielectric layer 112 is formed on substrate 110 (which may be comprised of an epitaxial layer formed on the substrate -- preferably comprised of silicon). Gate structure 114 is then formed on dielectric layer 112 using standard processing. Gate structure 114 may be comprised of polycrystalline silicon or a metal (preferably Ti, TiN, tungsten, or any other refractory metal).

The DRAM device structure of FIGURE 2 can be fabricated using the method of the instant invention. More specifically, capacitor dielectric 64 can be fabricated using the thermal nitridation/oxidation method of the instant invention. Dielectric layer 64

may be comprised of thermal nitridation, thermal oxidation, a stack of the two, or any combination of the two.

FIGURE 2 illustrates field isolation regions 54 and four word line/pass gates 14. While illustrated with field isolation 54, it is also noted that other isolation techniques such as trench isolation can be used. Pass transistors 14b and 14c will form the gates of the two memory cells which will be illustrated in these drawings. Word lines 14a and 14d, on the other hand, will serve as the pass transistors for gates in other rows of the device.

Storage plate plugs 28 are formed. Regions 28 can be formed, for example, by depositing a layer of oxide material over the word lines 14 and then etching contact holes through the oxide of 60. A self-aligned contact etch can be performed by first surrounding each word line 14 with a nitride (not shown) and etching the overlying oxide 60. Plugs 28 can be formed from polysilicon or a metal.

As illustrated, in this example, the two memory cells being fabricated will share a single bit line 18. While it is not critical to this invention, the bit line may comprise any conductive material such as metal silicide, silicon or a metal.

An insulating layer 62 is formed over the bit lines 18. Using standard patterning and etching techniques, a contact hole is formed through insulating layer 62 to expose plug 28. Subsequently a second conductive layer 30 is formed over the insulating layer and so as to contact plugs 28. The conductive layer 30 preferably comprises a metal or metal nitride. Using standard patterning and etching techniques, masking layer 34 is patterned so as to protect the portion of layer 30 which will become part of the storage node 22. Masking layer 34 and conductive layer 30 are then etched to create the portion of the storage node 22 structure.

A second conductive layer 36 is formed over the structure. Conductive layer 36 surrounds dummy layer 34. The layer 36 can then be anisotropically etched so as to leave side walls. A cylindrical storage node 22 remains. The nitridation process described earlier can now be performed.

It is noted that a number of additional steps will be required before the DRAM device is completed. Since these steps are not critical to the present invention, they will not be described here beyond the acknowledgment of their existence.

FIGURES 3a and 3b illustrate two embodiments of the instant invention. The process equipment of FIGURE 3a involves the generation of a plasma remotely and then impinging the plasma onto the wafer. FIGURE 3b, on the other hand, involves the generation of the plasma directly above the wafer surface. Similar reference are used in these figures to illustrate like or equivalent features. Referring to FIGURE 3a, wafer 308 is supported by thermally isolated supports 310 inside of processing chamber 300, which is capable of containing a high vacuum (via vacuum port 314). The wafer is preferably heated from above using radiative heat sources 302, but it may also be heated from underneath using a thermally conductive chuck, for example. Preferably, heat sources 302 are tungsten halogen lamps or backbody radiators and are formed in an array so as to evenly heat the surface of wafer 308. Quartz window 316 allows radiation to reach wafer 308 while maintaining the high vacuum conditions within the chamber. Pyrometer detector 312 senses wafer temperature and provides signals to a closed loop control system for controlling the electrical power to radiative heat source 302 so as to control the ambient temperature of chamber 300.

Preferably, reactive gas 306 is introduced into the chamber through remote plasma sources 304, which may be comprised of high density plasma sources such as an ECR, ICP, or Helicon sources and which can have a direct line of sight to the wafer or not. Plasma sources 304 are preferably inductively coupled coil type sources or, for a high density plasma, wave heated ECR/Helicon type sources. To promote a net flow of plasma gas from the plasma source to the wafer, a pressure differential is preferably maintained between the gas pressure inside the plasma sources and the gas pressure inside the process chamber.

Referring to FIGURE 3b, the elements that are identical or equivalent to elements in FIGURE 3a have the same reference numerals and a discussion of these elements are not replicated below. The difference between the devices of FIGURES 3a and 3b are

discussed below. Since the plasma is generated within chamber 300 for the device of  
FIGURE 3b, the plasma source needs to be close to or within chamber 300. For  
example, coils 320 and 322 are included so as to generate the plasma above wafer 308.  
In addition, a nitrogen and/or oxygen containing source is preferably supplied into the  
5 chamber so as to form the nitrogen and/or oxygen containing plasma within chamber  
300.

Although specific embodiments of the present invention are herein described,  
they are not to be construed as limiting the scope of the invention. Many embodiments  
10 of the present invention will become apparent to those skilled in the art in light of  
methodology of the specification. The scope of the invention is limited only by the  
claims appended.

•

What we claim is:

1. A method of forming a dielectric layer on a silicon-containing structure, said method comprising the steps of:

providing a nitrogen-containing gas;

heating said silicon-containing structure to an elevated temperature which is greater than 700C; and

striking a plasma above said silicon-containing structure, wherein combination of said nitrogen-containing gas, said elevated temperature, and said plasma resulting in the thermal nitridation of a portion of said silicon-containing structure.

2. The method of claim 1, wherein said elevated temperature is greater than 900C.

3. The method of claim 1, wherein said elevated temperature is greater than 1000C.

4. The method of claim 1, wherein said silicon-containing structure is a silicon substrate.

5. The method of claim 1, wherein said silicon-containing structure is a bottom electrode of a storage capacitor of a memory device.

6. The method of claim 1, wherein said nitrogen-containing gas is pure N<sub>2</sub>.

7. A method of forming an electrical device which has a dielectric formed between a bottom structure and a top structure, said method comprising the steps of:

- providing said bottom structure;
- providing a nitrogen-containing gas over said bottom structure;
- heating said bottom structure at an ambient temperature which is at least 900C;
- providing a plasma over said bottom structure to cause thermal nitridation of said bottom structure so as to form said dielectric over said bottom structure; and
- providing said top structure over said dielectric.

8. The method of claim 7, wherein said bottom structure is a silicon substrate and said top structure is a gate structure;

9. The method of claim 7, wherein said bottom structure is a bottom electrode of a storage capacitor of a memory device.



10. The method of claim 7, wherein said ambient temperature is around 1000C.



11. The method of claim 7, wherein said nitrogen-containing gas is N<sub>2</sub>.

12. The method of claim 7, wherein said nitrogen-containing gas is comprised of a combination of N<sub>2</sub> and O<sub>2</sub>.



[illegible]





**APPLICATION FOR UNITED STATES PATENT**  
**DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

<p style="text-align: center;">TITLE OF INVENTION</p> <p style="text-align: center;">Method for Thermal Nitridation and/or Oxidation of Semiconductor Surface and Related Processing Equipment</p>		
<p>POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH</p> <p>Richard L. Donaldson, #25,673; William B. Kempler, #28,288; Jay M. Cantor, #19,906;  Wade James Brady III, #32,080; Robby T. Holland, #33,304; Christopher L. Maginniss,  #30,288; Alan K. Stewart, #35,373; Mark E. Courtney, #36,491; Rose A. Keagy, #35,095;  Warren L. Franz, #28,716; Daniel W. Swayze, #34,478; Mark A. Valetti, #36,707</p>		
<p>SEND CORRESPONDENCE TO:</p> <p style="text-align: center;">Robby T. Holland  Texas Instruments Incorporated  P.O. Box 655474, MS 219  Dallas, TX 75265</p>	<p>DIRECT TELEPHONE CALLS TO:</p> <p style="text-align: center;">Robby T. Holland  (972) 995-5316</p>	
<p>NAME OF INVENTOR: (1)</p> <p style="text-align: center;">Richard Todd Goldberg</p>	<p>NAME OF INVENTOR (2)</p>	<p>NAME OF INVENTOR (3)</p>
<p>RESIDENCE &amp; POST OFFICE ADDRESS:</p> <p style="text-align: center;">5800 Brodie Lane #824  Austin, Texas 78745</p>	<p>RESIDENCE &amp; POST OFFICE ADDRESS:</p>	<p>RESIDENCE &amp; POST OFFICE ADDRESS</p>
<p>COUNTRY OF CITIZENSHIP</p> <p style="text-align: center;">USA</p>	<p>COUNTRY OF CITIZENSHIP:</p>	<p>COUNTRY OF CITIZENSHIP:</p>
<p>SIGNATURE OF INVENTOR:</p> <p><i>Richard Todd Goldberg</i></p>	<p>SIGNATURE OF INVENTOR:</p>	<p>SIGNATURE OF INVENTOR:</p>
<p>DATE:</p> <p style="text-align: center;">7-2-97</p>	<p>DATE:</p>	<p>DATE</p>